Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs¶
Xilinx. (2006). Using Digital Clock Managers (DCMs) in Spartan-3 FPGAs.
Cited by¶
1 citation across 1 artifact.
Each citation links to the sentence it supports in the citing article.
Domain-specific¶
- Delay-Locked Loop
- Their actuators and exact error signals are not interchangeable.
This sourceOriginal manufacturer application note inspected; its architecture and bounds are device-specific.
- Their actuators and exact error signals are not interchangeable.
Verification¶
Does it exist? Not checked yet. This entry carries no identifier to resolve. It was extracted from the citation as written in the article, normalized, and deduplicated against the rest of the registry.
Does it back the claim? Not recorded. The single citation of this work carries no recorded support check.
Support is checked per citation rather than per work — the same source can be cited soundly in one article and wrongly in another. Per-citation recording began recently, so a citation with no recorded check is a gap in the record rather than evidence it went unchecked.
See how references were verified.
Registry ID ref:1160ad077146 · see in the full table