Reliable Computer Systems: Design and Evaluation

Siewiorek, D. P., & Swarz, R. S. (1998). Reliable Computer Systems: Design and Evaluation: Design and Evaluation.

Type

Book

Intellectual base

Review or monograph

Year

1998

DOI

10.1201/9780429070815 did not resolve

DOI registrant

Taylor & Francis

Link

https://doi.org/10.1201/9780429070815

Cited from

computer_science

Cited by

1 citation across 1 artifact.

Each citation links to the sentence it supports in the citing article.

Primes

• Self Checking
  • In hardware reliability it appears as parity bits, error-correcting memory, CRC checksums, and lockstep processors comparing outputs.

    This sourceComprehensive treatment of hardware error detection — parity, ECC, CRC checksums, and lockstep/duplicate-and-compare processors that flag divergence.

Verification

Does it exist? Not confirmed. The DOI recorded for this work did not resolve when it was last checked, so it is shown above but not linked. The citation may still be sound; the recorded identifier is not. Flagged for repair.

Does it back the claim? Not recorded. The single citation of this work carries no recorded support check.

Support is checked per citation rather than per work — the same source can be cited soundly in one article and wrongly in another. Per-citation recording began recently, so a citation with no recorded check is a gap in the record rather than evidence it went unchecked.

See how references were verified.

Registry ID ref:2a6723d32d77 · see in the full table