Low-power CMOS digital design

P., C. A., Samuel, S., & W., B. R. (1992). Low-power CMOS digital design. IEEE Journal of Solid-State Circuits.

Type

Journal article

Intellectual base

Primary research

Year

1992

DOI

10.1109/4.126534

DOI registrant

Institute of Electrical and Electronics Engineers

Link

https://doi.org/10.1109/4.126534

Cited by

1 citation across 1 artifact.

Each citation links to the sentence it supports in the citing article.

Domain-specific

• CMOS
  • Switching charges and discharges capacitance and briefly permits short-circuit current, so dynamic power scales approximately with activity, load capacitance, supply-voltage squared, and frequency

    This sourceThe canonical decomposition of CMOS power into switching, short-circuit and leakage terms, with the switching term written as activity factor times load capacitance times supply voltage squared times clock frequency.

    SupportedVerified against the source

    Read by an automated reader; not a human review. How support was checked

Verification

Does it exist? Confirmed. This work's DOI resolves to a registered record, which fixes its identity. That is all it fixes.

Does it back the claim? Read against the text for 1 of 1 citation: 1 supported. Each verdict is shown under its citation below, with what in the work backs the sentence.

Support is checked per citation rather than per work — the same source can be cited soundly in one article and wrongly in another. Per-citation recording began recently, so a citation with no recorded check is a gap in the record rather than evidence it went unchecked.

See how references were verified.

Registry ID ref:c56a87057d38 · see in the full table