An Introduction to High-Level Synthesis

Coussy, P., Gajski, D. D., Meredith, M., & Takach, A. (2009). An Introduction to High-Level Synthesis. IEEE Design & Test of Computers, 26(4), 8-17.

Type

Journal article

Intellectual base

Review or monograph

Year

2009

Volume

26

Issue

4

Pages

8-17

DOI

10.1109/mdt.2009.69

DOI registrant

Institute of Electrical and Electronics Engineers

Link

https://doi.org/10.1109/MDT.2009.69

Cited by

1 citation across 1 artifact.

Each citation links to the sentence it supports in the citing article.

Mechanisms

• Hardware or Controller Synthesis
  • High-level synthesis in particular lets a team explore many hardware realizations of one behavior by re-lowering it under different constraints.

    This sourceDescribes high-level synthesis as compiling behavioral specifications into optimized register-transfer-level implementations under performance, area, and power constraints.

Verification

Does it exist? Confirmed. This work's DOI resolves to a registered record, which fixes its identity. That is all it fixes.

Does it back the claim? Not recorded. The single citation of this work carries no recorded support check.

Support is checked per citation rather than per work — the same source can be cited soundly in one article and wrongly in another. Per-citation recording began recently, so a citation with no recorded check is a gap in the record rather than evidence it went unchecked.

See how references were verified.

Registry ID ref:e5715536a64a · see in the full table